

1/23

FIG. 1





FIG. 2



2/23

FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6A
(PRIOR ART)

32-bit Encoding

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GROUPS/P UNIT		MAUopcode				Rt		Rx		Ry		Rze		Rye		CE3		SumpExt													
						Rte		0		0		0		0																	

500

FIG. 6B

SLAMDunk 40-bit Encoding Example

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GROUPS/P UNIT		MAUopcode'				Rt'		Rx'		Ry'		Rze'		Rye'		CE3		SumpExt'																					
						Rte'		0		0		0		0																									

612 614 610

FIG. 6C


32-bit Mapping to SLAMDunk 40-bit Encoding Example

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GROUPS/P UNIT		0				MAUopcode						0		0		Rt		0		0		Rx				0		Ry						CE3		0		SumpExt	
												0		0		Rte		0		0		Rxe		0		0		Rye		0									

620


8/23

FIG. 7A



9/23

FIG. 7B



10/23

FIG. 8A




Figure 3B is a block diagram of a multi-processor system. It features four processors, labeled PE0, PE1, PE2, and PE3, arranged in a 2x2 grid. Each processor contains an instruction bus (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13), an instruction decoder (INSTR. DECODE & iVLIW/RFI), and control logic (CONTROL). The processors are connected to a central cluster switch (814) via a C-BIT instruction bus (828). The cluster switch is connected to a SP 8-BIT instruction memory (826) and a SP 8-BIT instruction unit (824). The SP 8-BIT instruction unit (824) is connected to a SP 8-BIT instruction memory (826) and a SP 8-BIT instruction unit (824). The SP 8-BIT instruction unit (824) is connected to a SP 8-BIT instruction memory (826) and a SP 8-BIT instruction unit (824). The SP 8-BIT instruction unit (824) is connected to a SP 8-BIT instruction memory (826) and a SP 8-BIT instruction unit (824).

FIG. 9A




FIG. 9B




FIG. 10A




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 12A





FIG. 13



18/23




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19

